Untitled

mail@pastecode.io avatar
unknown
plain_text
a month ago
185 B
3
Indexable
Never
module N_bit_register #(parameter WIDTH = 4) (
    input clk,
    input [WIDTH-1:0] d,
    output reg [WIDTH-1:0] q
);
    always @(posedge clk) begin
        q <= d;
    end
endmodule
Leave a Comment